

EGC 455
SOC Design & Verification

Functional Verification of Hardware

As presented by IBM



Baback Izadi
Division of Engineering Programs
bai@engr.newpaltz.edu

1

Speakers

- IBM-Z Hardware Verification
 - Luke Buschmann – Unit Verification Co-lead
 - Shaun Uldrikis – Core Verification Co-lead



2

References

- *Writing Testbenches using SystemVerilog (2006)*
By Janick Bergeron
- Slide decks
 - John Goss (IBM)
 - Gerrit Koch (IBM)
 - Bruce Wile (IBM)



3

Outline

- Verification overview
 - Definition
 - Why is it necessary
 - Block diagrams
 - Verification vs. Testing
- Types of verification
 - Functional vs Formal
- Verification in industry
 - Industry examples



4

What is Verification?

- Verification is a process used to demonstrate the functional correctness of a design.
 - Does it work as defined in the spec?
 - What happens if something goes wrong? (ie. bad inputs, or internal problem)
- Primarily, verification happens before the design is fabricated, utilizing a software model of the product
- Also called logic verification or simulation.



5

What is Verification? (cont.)

An electric car design

- Does the regenerative braking controls work under all conditions?
- If you turn on the radio, does it go to the last setting?
- What if I use the gas and brake at the same time?

Cell phone

- Can it connect to all versions of Wifi?
- Do multiple apps work at the same time? Any limit?
- If you get many texts at once, will they all be received?



6

What is Verification? (cont.)

An electric car design

- Does the regenerative braking controls work under all conditions?

- If you turn on the radio, does it go to the last setting?

All Tested using software design models, and Verification environments

Cell phone

- Can it connect to all versions of Wifi?
- Do multiple apps work at the same time? Any limit?
- If you get many texts at once, will they all be received?



7

Importance of verification

- Most books focus on syntax, semantics and **register transfer level** (RTL) subset
- Given the amount of literature on writing synthesizable code vs writing verification testbenches, one would think that the former is a more daunting task. Experience proves otherwise.

Fabricating a chip is EASY

Fabricating a chip that works as designed is HARD

- 70% of design effort goes to verification
 - Properly staffed design teams have **dedicated** verification engineers.
 - Verification Engineers usually outweigh designers 2-1 (ideally)
- 80% of all written code is in the verification environment



8

Importance of verification 2

- Objective: Deliver products and make money
- Cost of bugs over time: Longer a bug goes undetected, the more expensive it is
 - \$ Bug found early (designer sim) has little cost
 - \$\$ Finding a bug in chip/system has moderate cost
 - ✓ Requires more debug time and isolation time
 - ✓ Could require new algorithm, which could effect schedule and cause circuit board rework
 - \$\$\$\$ Finding a bug in System Test (test floor) requires new 'spin' of a chip
 - \$\$\$\$\$\$ Finding bug in customer's environment can cost hundreds of millions and worst of all - Reputation



9

Importance of verification 3

- Economics
 - Product time-to-market
 - Hardware turn-around time
 - Volume of "bugs"
 - Development costs
 - "Early User Hardware" (EUH)
- Impact of a functioning product
 - That satellite needs to work for immediate scientific research
- Impact of a malfunctioning product
 - That car must operate correctly, or someone could get injured.



10

Why is verification hard?

60% - 80% time spent in verification – WHY??

Why can't you just test all combinations of inputs and state?

Blame Math

Example:

- 800: X86-64 Architecture has about 800 instruction types, not including variants (functional variations per instr.)
- 19: AMD ZEN2 architecture has 19 pipeline stages
- How many different combinations of those insns could happen, in a pipeline that deep? $\text{insn}^{\text{pipeline depth}}$
- $800^{19} \approx 1,400,000,000,000 * 10^{40}$
- This doesn't account for residual states tracked by the CPU



11


Attempting to verify a large state space

- Divide and conquer
 - Designer Sim, Unit Sim
 - Element Sim, Chip/System Sim
- Multiple verification types
 - Functional Simulation (Event or Cycle Sim)
 - Formal Verification
- Coverage Metrics
 - Tracking occurrences of model states (events)
 - Frequency of defects found



12

Hierarchical Design



- Allows design team to break system down into logical and comprehensible components.
- Also allows for repeatable components.



13


Divide and Conquer

Verify smaller blocks of logic, working up to larger environments


1. Designer Sim – small env testing 1 (or a few) HDL files
2. Unit Sim – Small env, stressing several design files together. Typically divided from other units by clearly defined hardware interfaces.
3. Element Sim – Larger env, including several units. This validates the interaction between units.
4. Chip / System Sim – Model including all design files. Large and slow, but closely represents the end product.




14




15



16



17



18

When is verification complete?

- Never truly done on complex designs
 - Verification can only show presence of errors, not their absence
 - Given enough time, errors will be uncovered
- Question – Is the error likely to be severe enough to warrant the effort spent to find the error?
- Verification is similar to statistical hypothesis.
 - Hypothesis – Is the design functionally correct?

Metrics are necessary for the Verification Team to sign-off, and agree the design is ready for the fab.



19


Verification vs. Testing

The two often confused

- Purpose of *test* is to verify that the design was manufactured properly (Quality Assurance)
- *Verification* is to ensure that the design meets the intended functionality



20



21

What this course is about?

- To teach necessary concepts and tools for verification
- Describe a process for carrying out effective functional as well as formal verification
- Present techniques for applying stimulus and monitoring the response of a design utilizing bus functional models (BFM)
- Present the importance of behavioral modeling

SUNY – New Paltz
Elect. & Comp. Eng.

22

Verification challenges


- ❖ How do we know that a design is correct?
- ❖ How do we know that the design behaves as expected?
- ❖ How do we know we have checked everything?
- ❖ How do we deal with size increases of designs faster than tools performance?
- ❖ How do we get correct hardware for the first tape out?



23

Verification process


- Involves



24

Reconvergence model

- Conceptual representation of the verification process
- The purpose of verification is to ensure that the result of some transformation is as intended or expected.
- **Verification can only be accomplished through a re-convergent path to a common source**
 - A written specification is interpreted and written into RTL code



25


What is being verified?

- Choosing common origin and reconvergence points determines what is being verified and what type of method to use.
- Following types of verification all have different origin and reconvergence points & verify different things:
 - Formal Verification
 - Functional Verification
 - Testbench Generators
 - Constrained Random




26

Formal verification




- Formal verification tools attempt to mathematically prove correctness of properties (“assertions”)
- Can also be expressed using reference model

```
// assure dut and refmodel match  
never mismatch
```
- Tool will attempt to find counter-example by doing state space exploration




27

Formal verification




- Formal verification tools attempt to **mathematically prove correctness** of properties (“assertions”)
- Expressed using specific languages such as PSL (Property Specification Language) or SVA (SystemVerilog Assertions)
- ```
// assure arbitration liveness
(no deadlocks)
always (req_a -> eventually! gnt_a)
```
- Tool will attempt to **find counter-example** by doing state space exploration



28


## State Space Exploration

“Tool will attempt to **find counter-example** by doing state space exploration”



- Completed Exhaustive Search
- Unexplored State Space
- Bug

Copyright by J.Baumgartner




**SUNY – New Paltz**  
Elect. & Comp. Eng.

29

## State Space Exploration

“Tool will attempt to **find counter-example** by doing state space exploration”




- Completed Exhaustive Search
- Unexplored State Space
- Bug


Copyright by J.Baumgartner

State space quickly grows beyond boundary of what's computationally possible  
“**State Space Explosion**”

Application of formal verification **methods limited to smaller designs** or dedicated components of larger designs or requires design abstraction (such as limiting width of operands...)




| Value            | Comparison                                           |
|------------------|------------------------------------------------------|
| $10^{4,201,980}$ | # States of PowerPC Processor                        |
| $10^{10,000}$    | Max Semi-Formal Coverage                             |
| $10^{100}$       | Max FV Coverage (Exhaustive, if design small enough) |
| $10^{80}$        | Particles in Universe                                |
| $10^{40}$        | Max Simulation Coverage                              |
| $10^{11}$        | US Deficit \$                                        |




**SUNY – New Paltz**  
Elect. & Comp. Eng.

30




31




32







33



34



35




36

# Logic Verification Industry Perspective








SUNY - New Paltz  
Elect. & Comp. Eng.


37



38

## Integration Levels & Verification Focus


| Integration Level                                                                                             | Verification Focus                                        |
|---------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|
|  Macro Level / Designer sim  | Implementation<br>Algorithm                               |
|  Unit Level                  | Microarchitecture                                         |
|  Core Level<br>Element Level | Architecture<br>Integration                               |
|  Chip Level                  | Architecture<br>Multi-core interaction<br>Cache coherency |
|  System Level                | HW / FW interaction<br>Performance<br>IO Interaction      |

 **SUNY – New Paltz**  
Elect. & Comp. Eng.

39

## Typical Hardware Bugs


- Manufacturing Bug
  - Particle on wafer or mask during production
  - Chemical reaction took too long
- Timing Bug
  - Fanout too big, leads to extended rise times
- Logic Bug
  - Write to single Register Bit doesn't work
  - Array access only works for first 63 of 64 rows
  - While buffer full and async interrupt pending a cache miss is initiated by wrong branch prediction
- Performance Bug
  - One of 2 issue queues is not used by the instr. dispatcher for certain opcodes

 **SUNY – New Paltz**  
Elect. & Comp. Eng.

40

## Typical Hardware Bugs


- Manufacturing Bug  
Post-Silicon Validation / Testing
- Timing Bug  
Timing Verification
- Logic Bug  
Functional Verification
- Performance Bug  
Performance Verification



41

## What a great time to be an engineer!

- Exciting work
- Major effect on culture
- Compensation
  - Industry's word for "money, morale, and benefits"



42

## Why all the big bucks?

- Basic business principle:
  - Company that gets a product to the market first gets an inordinate share of the market revenue



43

## Triple Constraints

- Schedule
- Costs
- Quality



44

## Why is verification so important to the chip industry?

- Verification is the single biggest lever to positively effect the triple constraints
  - Fewer revs through the fabrication process means lower costs and faster time-to-market
  - Re-spinning a chip costs:
    - Hundreds of thousands of dollars
    - 6-8 weeks
- So if you can get it right in fewer "passes", you WIN!!!



45

## Biggest challenges are in Verification

- Circuit design process has been "fixed"
- Industry-wide shortage of "good" verification engineers



46

## Famous Examples of Failed Verification

- Intel FP Divide bug
  - Problem uncovered on Pentium chips in 1994
  - Bug discovered by math professor investigating mathematical theory
  - FP Unit returns erroneous values for certain digits beyond the 8th significant digit
  - Despite 1 in a million users ever being affected, confidence in Intel dropped
  - Opened the door for AMD market growth
  - NASA's Jet Propulsion Lab was worried that the Pentium chip would cause errors.....



47

## Famous Examples of Failed Verification

- NASA.....
  - 1999 Mars Climate Orbiter
  - System level verification failure caused Orbiter to fly too close to Mars atmosphere and burn up
  - Problem was a mix up between metric and English units of measurement causing a miscalculation in trajectory



48